Analysis of Low Power CMOS Current Comparison Domino Logic Circuits in Ultra Deep Submicron Technologies
نویسندگان
چکیده
Performance of high fan–in Domino circuits is degraded by technology scaling due to exponential increase in leakage. To improve the performance Current Comparison Domino (CCD) circuits are widely used. This work presents design of wide fan-in high performance current comparison domino circuits with goals of minimizing the power dissipation and propagation delay at 90nm and 45nm ultra deep submicron (UDSM) technology nodes. A Current Comparison Domino (CCD) 32-input wide footless OR gate circuit is employed for design and analysis work. Cadence GPDK 90nm & 45nm model parameters are used in this research work. Cadence Virtuoso schematic editor is used to draw the schematic and Spectre circuit simulator is used for simulation work. Layouts are generated in Virtuoso Layout editor. Pre-layout and postlayout simulation results are compared for validation of results. At 45nm technology, the Power consumption is 718. 6nW, Propagation delay is 1. 450ns and Power delay product (PDP) is 1. 041fj. 92% improvement in power consumption at 45nm technology has been achieved as compared to previous work (at 16nm) by generating highly customized layout of the designed circuit.
منابع مشابه
Design of Mt-cmos Domino Logic for Ultra Low Power High Performance Ripple Carry Adder
As the requirement of low power high performance arithmetic circuits, in this paper we introduced a design of new MT-CMOS domino logic and FTL dynamic logic technique to design adder circuit. The MT-MOS transistors reduce the power dissipation by minimizing sub threshold leakage current in domino logic circuits introduced. The MT-NMOS transistor connected in discharging path of output inverter ...
متن کاملBuilding ultra-low-power high-temperature digital circuits in standard high-performance SOI technology
0038-1101/$ see front matter 2008 Elsevier Ltd. A doi:10.1016/j.sse.2008.06.045 * Corresponding author. Tel.: +32 10 47 8134; fax: E-mail addresses: [email protected] (D. Bo vain.be (R. Ambroise), [email protected] ( [email protected] (J.-D. Legat). For ultra-low-power applications, digital integrated circuits may operate at low frequency to reduce dynamic power consumption. At high ...
متن کاملSystematic Design of High-Speed and Low-Power Domino Logic
Abstract: Dynamic Domino logic circuits are widely used in modern digital VLSI circuits. Because it is simple to implement, low cost designs in CMOS Domino logic are presented. Compared to static CMOS logic, dynamic logic offers good performance. Wide fan-in logic such as domino circuits is used in high-performance applications. Domino gates typically consume higher dynamic switching and leakag...
متن کاملA contention-free domino logic for scaled-down CMOS technologies with ultra low threshold voltages
A new contention-free Domino logic (CF-Domino) that is especially suited for low threshold voltage (LVT) is reported. Its superior noise margin and speed over conventional Domino circuits for LVTs are demonstrated using HSPICE simulations and a 0.25pm CMOS technology with a supply voltage of 2.5V. The impacts of the new technique on dynamic and leakage powers and area are also presented. Q . an...
متن کاملLeakage Reduction ONOFIC Approach for Deep Submicron VLSI Circuits Design
Minimizations of power dissipation, chip area with higher circuit performance are the necessary and key parameters in deep submicron regime. The leakage current increases sharply in deep submicron regime and directly affected the power dissipation of the logic circuits. In deep submicron region the power dissipation as well as high performance is the crucial concern since increasing importance ...
متن کامل